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Superconducting single-flux-quantum (SFQ) circuits have so far been developed and optimized
for operation at or above helium temperatures. The SFQ approach, however, should also provide
potentially viable and scalable control and read-out circuits for Josephson-junction qubits and other
applications with much lower, milli-kelvin, operating temperatures. This paper analyzes the over-
heating problem which becomes important in this new temperature range. We suggest a thermal
model of the SFQ circuits at sub-kelvin temperatures and present experimental results on overheat-
ing of electrons and silicon substrate which support this model. The model establishes quantitative
limitations on the dissipated power both for “local” electron overheating in resistors and “global”
overheating due to ballistic phonon propagation along the substrate. Possible changes in the thermal
design of SFQ circuits in view of the overheating problem are also discussed.
PACS numbers: 85.25.-j, 85.25.Hv, 65.90.+i
I. INTRODUCTION
It is widely accepted that potential scalability by
means of the present-day or prospective microelectronic
technology is the main advantage of solid state qubits,
and in particular, superconducting qubits (see, e.g.,
[1, 2]). One of the many requirements necessary to real-
ize this potential is a reasonably high integration density
of both the qubit and control circuits, which almost un-
avoidably means that control circuits should be located
close to qubits with their milli-kelvin operating tempera-
tures, and are allowed to dissipate only small amount
of energy. The requirement of low energy dissipation
and ability to function below liquid-helium temperatures
make superconductor Single-Flux-Quantum (SFQ) de-
vices [3] the most promising candidate for prospective
qubit control circuit technology [4]. Reported SFQ de-
vices are also much faster than their semiconductor coun-
terparts (see, e.g., [5]) and, as a result, should provide a
much better accuracy of qubit control.
Although the SFQ circuits have been investigated for
many years, one of the implied “design objectives” of
these investigations was the possibility to increase rather
than decrease operating temperature, and many of the
suggested approaches can not be immediately applied to
qubit control circuits. The main new obstacle introduced
by low operating temperatures is a dramatic degradation
of thermal conductivities of all materials at milli-kelvin
temperatures. This should cause strong overheating of
the SFQ circuits, which dissipate power that is small in
comparison to semiconductor devices, but is still very sig-
nificant in the sub-kelvin temperature range. Overheat-
ing establishes effective temperature of the SFQ compo-
nents far above the bath temperature. It also affects
the qubit part of the circuit both directly, through the
heat flow to qubits, and indirectly, by creating stronger
electromagnetic noise that acts as an extra source of de-
coherence for qibits.
In this work, we analyze the overheating problem fac-
ing SFQ circuits at sub-kelvin temperatures. The analy-
sis results in semi-quantitative understanding of the mag-
nitude of the SFQ-induced disturbance of the qubits, and
re-scaling of the SFQ circuits required to satisfy thermal
constraints of the sub-kelvin temperature range. The
main elements of this re-scaling can be summarized as
follows. For a given clock frequency of a conventional
SFQ circuit, its power dissipation P is proportional to
typical critical current of the Josephson junctions in the
circuit. In its turn, the critical current can not be re-
duced below some thermal value which scales linearly
with effective operating temperature T of the circuit be-
cause of the thermally induced errors in its dynamics.
Finally, the temperature T is determined by the balance
between the dissipated power P and efficiency of the heat
removal from the circuit. Qualitatively, since the thermal
conductivities of all materials show strong dependence
on the temperature T , direct re-scaling of conventional
SFQ circuits will be capable of providing only relatively
modest reduction of their effective temperature (in prac-
tical terms, to about 0.4 K). Overheating of the SFQ
components of this magnitude requires their careful ther-
mal insulation from the qubits, which in the case of SFQ
circuits with large complexity can be easily achieved by
placing them on a separate chip. Alternative solutions,
such as specially modified substrates or advanced ther-
mal coupling with the sink, are more complicated and as
a result they could be recommended for ”industrial type”
projects.
II. HEAT FLOW AT SUB-KELVIN
TEMPERATURES AND ESTIMATES OF THE
THERMAL RESISTANCES
Temperature of a superconductor integrated circuit is
defined by the balance of the power dissipated in the cir-
2FIG. 1: Cross section (a) and a simplified thermal diagram (b)
of a typical SFQ-qubit integrated circuit glued to a massive
thermal sink.
cuit resistances and the efficiency of transfer of this power
from the circuit to the sink. We start by discussing the
thermal conductance between heat-generating resistors
and the heat sink. A typical thermal structure of a su-
perconductor circuit is shown in Fig. 1. Its complexity
makes precise determination of temperature distribution
in prospective SFQ and qubit circuits hardly possible.
There are several factors that have the main effect on
the temperature distribution. The first is the electron-
phonon coupling limiting the heat transfer between elec-
tron gas and the lattice which is responsible for the elec-
tron overheating. The magnitude of the lattice overheat-
ing is mainly determined by the competition of the ther-
mal resistance associated with the phonon propagation
along the substrate on the one hand, and on the other
hand, the boundary (“Kapitza”) resistances between the
adjacent layers of different materials due to their acous-
tic mismatch or the thermal resistance of amorphous di-
electrics (typically SiO2 and different epoxies) used for
electric isolation of circuit components and for thermal
connections of the integrated circuit with the sink.
Phenomenologically, all heat transfer mechanisms
should be rather similar at low temperatures, and are
characterized by the material-independent power β of
the power-law dependence of the heat flux on temper-
ature, a material-dependent prefactor γ in this power-
law [6, 7, 8]. In the ”differential” form, expression for
the heat flux P between the two regions with tempera-
tures T1 and T2 is valid for small temperature difference
∆T ≡ T2 − T1 << T1 ≃ T2 ≡ T :
P = γT β∆T . (1)
The corresponding ”integral” expression valid for arbi-
trary T1 and T2 is
P =
γ
β + 1
(T β+12 − T
β+1
1 ) . (2)
In the next subsections we discuss different specific
mechanisms of the heat conduction and their effect on
the temperature distribution in the SFQ circuits.
A. Electron-phonon coupling
Electrons in the bias and shunt resistors are the main
sources of the dissipated energy in the SFQ circuits, and
as a result, have the highest temperature among the el-
ements of the circuit. This temperature is the most im-
portant one for the circuit operation since the magni-
tude of the fluctuation-induced errors obviously depends
on the electron rather than phonon temperature. Re-
sistors in the SFQ circuits are typically attached at the
ends to superconducting electrodes so that the heat flow
through the contacts is suppressed by Andreev refec-
tion. Electron-phonon relaxation provides then the main
mechanism of electron cooling in the resistors. Accord-
ing to the standard model of this relaxation in a metal,
steady-state electron temperature Te and the lattice tem-
perature Tp in the resistor are related as follows [9, 10]:
Pe−p = ΣΛ(T
5
e − T
5
p ). (3)
Here Pe−p is the heat flux between the electrons and the
lattice, Σ is a material constant, and Λ is the volume of
the resistor. For metals, typical value of Σ is Σ ≃ 109
Wm−3K−5. Equation (3) shows that electron-phonon
coupling decreases very rapidly with temperature, and at
sub-kelvin temperatures electrons in the resistors are sig-
nificantly overheated by electrical current. Because of the
strong power-law dependence in Eq. (3), and for power
values relevant for the SFQ circuits, electron temperature
is determined mostly by the applied power and only little
by the lattice temperature and for Te > Tp can be safely
estimated as Te ≃ (PJ/(ΣΛ))
1/5, where PJ is the Joule
heating due to electrical current through the resistor. For
the power range and resistor volumes of interest (on the
order of nW and µm3, respectively), this estimate falls
into the temperature interval 0.1 K - 1 K. In this tem-
perature range, the thermal resistance (G−1p−sub) between
phonons in the film and the substrate is usually taken
to be rather small compared to the electron-phonon re-
sistance (G−1e−p) due to strong coupling between phonon
systems in a thin film and a substrate [10, 11, 12], so
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FIG. 2: Electron-phonon coupling experiment (see details in
the text). (a) Transition of a Mo resistor from superconduct-
ing to normal state (A → B → C → D) and from normal to
superconducting state (D→ E→ F→ A) at T0 = 380 mK. (b)
Dependence of Ires on bath temperature T0. (c) Dependence
of heating power on T 5e − T
5
0 .
that the effective “electron-substrate” coupling can be
described by Eq. (3).
An experiment to check the validity of Eq. (3) and the
arguments above in realistic conditions was performed,
using a typical wafer from HYPRES [13], Inc., with
molybdenum resistors. The idea of the experiment was to
use transition at temperature Tc of Mo resistor from nor-
mal to superconducting state as an electron thermome-
ter and estimate the electron-phonon thermal coupling as
follows. In spite of the limitation that we can detect only
one electron temperature Tc (measured to be ≃ 0.893 K
for these Mo resistors) we can measure the Joule heating
power needed to keep the resistor in the resistive state
at a temperature just above Tc, for different (smaller)
lattice temperatures. Thus this measurement produces
all the data necessary for analysis based on Eq. (3): the
electron temperature Te = Tc, the heating power, and
the phonon temperature which we take to be equal to
the temperature T0 of the sample holder. This approx-
imation is justified, since at temperatures T0 below the
electron temperature Tc the actual phonon temperature
is practically irrelevant because of the strong power-law
dependence in Eq. (3).
Figure 2(a) illustrates our measurement procedure. We
make use of strong hysteresis of the current-voltage char-
acteristics of the resistor. Initially, at low currents, the
resistor remains in the superconducting state and PJ ≡ 0
(trace A→ B in Fig. 2(a)). Only after exceeding the crit-
ical current of the molybdenum strip (Ic = 1.065 mA at
T0 = 380 mK in Fig. 2(a)) we dissipate power in the re-
sistor (B → C corresponds to superconducting - normal
state transition). Now the Joule heating is very strong,
and only by reducing the current far below the critical
current to Ires(T0) (D → E in Fig. 2(a)) we reduce the
electron temperature sufficiently to finally detect tran-
sition back to the superconducting state (E → F). The
power at this working point, PJ = RI
2
res(T0) heats the
system up to Te = Tc. Experimental values of Ires at
different bath temperatures and heating power PJ as a
function of T 5e − T
5
0 are presented in Fig. 2(b,c). The
dashed line shows good fit of the measured data using
Eq. (3), Λ = 24 µm3, and
Σ = 0.9 · 109 Wm−3K−5. (4)
We see that the electron-phonon constant obtained from
this fit is indeed in line with the typical metal values.
Generally an SFQ circuit contains a large number of
resistors with different electronic temperatures and the
error rate depends on all these temperatures. However,
the cumulative effect of electronic temperatures Teb and
Tes of the two resistors used to bias (Rb) and shunt (Rs)
the same Josephson junction can be reduced to a single
noise temperature TN :
TN = (TebRs + TesRb)/(Rs +Rb). (5)
To get a feeling for the magnitude of possible electron
overheating we estimate the noise temperature TN for a
typical junction with critical current Ic = 10 µA biased
by the dc current Ib = 7 µA. The junction is critically
damped (βc = 1) by a resistor Rs = 10 Ω (IcRs = 100
µV) and the bias voltage Vb is taken to be about 300
µV, i.e., Rb = 43 Ω. These parameters are reasonable
for the fabrication technology for the sub-kelvin circuits
offered by HYPRES, which is the only one available com-
mercially. In this technology, Josephson junctions have
100 A/cm2 density of critical current and all resistors
are made of 0.1 µm PdAu film with 2 Ω sheet resistance.
The bias current Ib in the resistor Rb is nearly time-
independent and therefore Teb can be estimated in the
steady-state model. Resistor volume Λb required for the
calculation of the specific heat flux Pe−p can be varied
4freely while keeping its resistance (set by the ratio of its
length and width) constant. According to a conventional
(miniaturization) wisdom the resistor dimensions should
be made as small as possible. In HYPRES technology,
the minimal recommended dimension (width) is 3 µm,
and 43 Ω resistor is 65 µm long in this case. For compar-
ison we will calculate also overheating of the bias resistor
of a larger size, with 10 µm width.
From the dissipated power PJ = 7 µA · 300 µV=
2.1 · 10−9 W and resistor volume Λb that for our two
examples is equal to 1.9 · 10−17 m3 and 2.1 · 10−16 m3,
we see that at Tp = 0 the corresponding electronic tem-
peratures in the two cases are very close: 0.64 K and 0.4
K, despite the factor-of-10 difference in volumes. Shunt
resistor Rs can in principle be much colder (with Te ap-
proaching Tp) since the current flows via it only during
short (pico-second) SFQ pulses generated by the Joseph-
son junction. Each of such pulses dissipates energy of
about IcΦ0, where Φ0 is the magnetic flux quantum,
Φ0 = pi~/e. Corresponding evolution of electron tem-
perature is described by the equation:
PJ = Pe−p + CedTe/dt, (6)
where the heat flux Pe−p is given by Eq. (3), and Ce is the
heat capacity of the electron gas. The linear dependence
of Ce on temperature: Ce = γeTe, where γe ≃ 200 J m
−3
K−2 [14], and the fact that in the relevant temperature
range the SFQ pulses are very fast in comparison to the
relaxation time
τe−p = (γe/3Σ) · T
−3 ≃ (0.07 µs K3) · T−3, (7)
give the following relation for electron temperature Tei
after passage of i SFQ pulses:
T 2ei = T
2
ei−1 + 2Q/γeΛs. (8)
For the junction parameters in our example, the dissi-
pated energy is Q ≈ IcΦ0 ≈ 2 · 10
−20J, and the shunt
resistor volume is Λs = 4.5 · 10
−18m3. If we start then
from Te0 = 0, electron temperature jumps sequentially
to 7 mK, 10 mK, 12 mK ... These figures show that
our shunt resistor will not be overheated during a ”single
shot” experiments with only a few SFQ pulses.
As one can see from Eqs. (6) and (3) with PJ =
0, and assuming again that Tp = 0, electron tem-
perature changes between the jumps with time t non-
exponentially:
T 3e = (γe/3Σ)/t (9)
and the notion of the relaxation time introduced in
Eq. (7) can not be used rigorously, but gives only the
characteristic time scale of the temperature variations.
Nevertheless, Eq. (7) shows qualitatively that overheat-
ing of the shunt resistors becomes significant if the pulse
repetition rate exceeds 10 MHz. In particular, at an
achievable 10 GHz clock frequency the power is dissipated
quasi-continuously and electron temperature of the shunt
is constant and high, about 0.4 K.
From this discussion we see that the noise temperature
TN of a Josephson junction in our example can range
from 75 mK for the junction that is not switching fre-
quently and has the bias resistor of large volume, to 0.44
K for the continuously switching junction with the small-
volume bias resistor. However, even in the regime of low
TN , the real electron temperature of the bias resistor is
high (about 0.4 K) and can produce other overheating
effects besides errors in the SFQ circuit operation.
B. Phonon resistances and temperature
distribution along the chip
The second important thermal resistance in the chain
(Fig. 1) of the heat propagation from a resistor, is that
of the substrate. A typical substrate can be viewed as
a generic insulator crystal with thermal conductivity K
that can be written at low temperatures as
K = Cvl/3 , (10)
and depends on three different parameters. Specific heat
C and an average speed of sound v are characteristics
of the material that are temperature-dependent but are
practically independent of material imperfections and
sample geometry. For instance, for silicon substrates at
low temperatures these constants give:
K(l) = 1200 T 3l [Wm−2K−4] . (11)
In contrast to C and v, the mean free path l depends
strongly on the crystal quality, doping concentration and
other parameters, and varies from several centimeters
in single crystals to few tens of nanometers in glasses.
For instance, the mean free path of thermal phonons in
single-crystal Si can reach up to few centimeters at sub-
Kelvin temperatures [15]. In this case, the actual ther-
mal conductivity and temperature profile in a wafer with
thickness d ≪ l is determined by properties of phonon
scattering at the surfaces; therefore thermal conductiv-
ity depends on surface properties. In a typical situation
of rough surface with diffusive scattering, the conductiv-
ity can still be estimated from Eqs. (10) or (11) by taking
l ∼ d. For specular reflection, ballistic phonon propaga-
tion in single-crystal substrate can lead to complicated
temperature profiles determined by the “geometric op-
tics” of phonons [16].
For a thin wafer, the temperature profile along it due to
heat spreading from a resistor is determined by the com-
petition between the heat conduction along the wafer and
heat transfer to the sample holder which acts as the heat
sink. The heat resistance to the sink consists (Fig. 1) of
the heat resistance of the layer of glue (epoxy) and the
“Kapitza” resistance of the Si-epoxy and epoxy-Cu in-
terfaces due to mismatch of acoustic properties of these
materials. The acoustic-mismatch theory of the Kapitza
resistance [6, 17] describes the interface conductance GK
in terms of probability D for phonons to be transmit-
ted through the interface. In the case of plain interface
5FIG. 3: Silicon wafer with SINIS heaters and thermometers
used for the overheating measurements.
between the two materials with equal sound velocities v,
“transparency”D is determined by the difference of their
acoustic impedances Z1,2:
D = 4Z1Z2/(Z1 + Z2)
2 , (12)
where Zi = ρiv, and ρi is the mass density of the mate-
rial. The interface thermal conductance is then given by
the expression similar to Eq. (10), GK = CvD/4, i.e.
GK = γKT
3 . (13)
The values of coefficient γK for various interfaces, includ-
ing those encountered in a typical SFQ chip (Fig. 1) can
be found, e.g., in [6, 18, 19]. In general, γK lies in the
range 10 − 103 Wm−2K−4 for most of the dielectric-to-
dielectric or dielectric-to-metal interfaces.
Thermal conductance of the epoxy or other glue layer
between the substrate and the sink depends on several
factors, including the deposition method [20]. For suf-
ficiently thick layers, however, the conductance should
follow the T 2 temperature dependence characteristic for
amorphous materials in the sub-kelvin temperature range
[6, 21]:
K = γT 2 , (14)
where γ is within the range 10−3−10−1 Wm−1K−3. The
two thermal resistances (13) and (14) are connected in se-
ries and both contribute to the substrate-sink resistance.
The dominant contribution is determined by the thick-
ness da of the amorphous layer, with the transition be-
tween mostly Kapitza to mostly bulk resistance occurring
at a characteristic value da = γ/(γKT ). At T ≃ 1 K,
and γ and γK at intermediate values within the ranges
mentioned above, da is order of 100 µm, implying that at
the sub-kelvin temperatures the substrate-sink resistance
should typically be dominated by the Kapitza resistance.
This is because the thickness of the glue layer, while un-
certain, should not be much larger than 100 µm.
To obtain experimental insight in the actual temper-
ature profile on a standard silicon substrate we per-
formed a few experiments with a virtually point-like
1E-6 1E-4 0.01 1 100
0.1
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0.2
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FIG. 4: Measured temperature on the surface of a silicon
substrate as a function of the heating power at 7 µm (squares)
and 2.8 mm (circles) distances from the point-like heater. The
solid, dashed and dotted lines give the results of theoretical
modelling described in the text.
heater and local thermometers at different distances from
it. A small (0.5 µm x 0.5 µm) superconductor-insulator-
superconductor (SIS) tunnel junction placed in the center
of a silicon chip and biased above the double gap volt-
age was used as a heat source. Superconductor electrodes
were aluminium, with aluminium oxide as the tunnel bar-
rier. Similar junctions at different distances from the
heater were used as thermometers. In some of the exper-
iments superconductor-insulator-normal metal-insulator-
superconductor (SINIS) structures were used instead as
heaters and thermometers with similar results (see Fig.
3). The size of the normal copper island in this case was
about 2 µm x 0.2 µm. In both schemes, the strong tem-
perature dependence of the quasiparticle current-voltage
characteristics served as a local probe of temperature on
the surface of the chip. Figure 4 shows results of a mea-
surement on a wafer used by HYPRES [13] as a standard
substrate for Josephson junction circuits. The thickness
of the boron doped (10 Ω cm), double-side polished 〈100〉
wafer was 0.635 mm, and the size of the chip was 8 mm
× 8 mm. Temperature as a function of power was mea-
sured at two different distances (7 µm and 2.8 mm) from
the heat source placed approximately in the center of the
chip. The bath temperature of the experiment was 77
mK. The temperature at the distance of 7 µm from the
heat source reaches twice the bath temperature at the
power level of 0.15 nW. Power of 180 nW is required to
heat the thermometer at the distance of 2.8 mm from 77
mK up to 150 mK. In addition to the samples made from
a typical HYPRES wafer, few other silicon wafers with
different thicknesses of oxide layer (including wafer with
thin native oxide layer) have been measured and showed
similar results.
6To attempt fitting these results using the understand-
ing of the phonon heat transport described at the be-
ginning of this section, we need to use different models
for the short and long distances from the heater. For
distances shorter than the substrate thickness d, i.e. in-
cluding the 7 µm in experiment, phonons propagate bal-
listically from the point source in the Si substrate. As
a relatively crude but simple approximation, one can as-
sume that the point heater at the surface of the Si sub-
strate radiates the power P uniformly in the hemisphere
filled by the substrate. In this case the energy density u
at a distance r from the source is
u = P/(2pir2v) . (15)
A fraction f of this energy in the non-equilibrium flux
of phonons is absorbed by the thermometer. In this pro-
cess, it is seen by the thermometer as the excess energy
density ue that corresponds to local equilibrium at some
temperature T above the background bath temperature
T0. In the temperature range of the experiment, we can
use the usual Debye law, u ∝ T 4, for the equilibrium
energy density of the phonon system,
ue = (ν/4)(T
4 − T 40 ) , (16)
where ν is the coefficient in the Debye specific heat C =
νT 3. Equating the energy density (16) to a fraction f of
density (15), we get the effective substrate temperature
at the distance r from the source:
T (r, P ) = [T 40 +
2fP
pir2νv
]1/4 . (17)
The 7-µm solid line in Fig. 4 shows the dependence of
temperature T on power P calculated from Eq. (17) using
the fraction f as a fitting parameter. The combination
of other factors νv in Eq. (17) is the same as the one
that determines the thermal conductivity in Eqs. (10)
and (11), and its value for Si can be taken from Eq. (11).
We see that one can obtain good fit of the observed T (P )
dependence with f ≃ 0.72.
The strength of the substrate heating at the larger dis-
tance, 2.8 mm, is determined by the interplay of the hor-
izontal heat flow along the substrate, and the heat leak-
age into the sink through the glue layer (Fig. 1). As was
discussed above, since the phonon mean free path l is
much larger than the substrate thickness d = 0.635 mm,
the horizontal heat conductance Kh is dominated by the
phonon scattering at the substrate surface. For mostly
diffusive scattering, l ≃ d, and Eqs. (10) and (11) give:
Kh = d K(d) ≡ σT
3 .
The vertical heat conductivityKv is determined by either
Kapitza resistance or heat resistance of amorphous glue
layer and can be written as
Kv = λ
(β) (T β − T β0 ),
where the power β is equal to 3 or 4, and the coeffi-
cients λ(β) include all temperature-independent factors.
Neglecting the influence of the external boundaries of the
substrate we assume that the heat flow from the heater
has radial symmetry. In this case, equation describing
the balance between the horizontal and vertical heat flows
has the form:
1
r
∂
∂r
(rσT 3
∂T
∂r
) = λ(β) (T β − T β0 ) , (18)
where r is the radial distance from the heater. This equa-
tion is valid on the scale of distances larger that the sub-
strate thickness d, and should be solved with the bound-
ary conditions describing the generation of power P by
the heater at r = 0 and negligible heat flow though the
outer edge of the substrate at r = R, (R ≃ 4 mm for the
data presented in Fig. 4):
σT 3
∂T
∂r
+
P
2pir
= 0 , r → 0 ;
∂T
∂r
= 0 , r = R. (19)
Results of solution of Eq. (18) with the boundary con-
ditions (19) are shown as dotted (β = 4) and dashed
(β = 3) lines for 2.8 mm in Fig. 4. In these curves, an
attempt was made to describe the data by fitting λ(β).
One can see that the model does not describe the rapid
temperature rise with the power P in the whole range of
powers. The initial upturn of temperature with power
can be reproduced assuming either β = 3 or β = 4 if we
take
λ(3) = 6W/m2K3 , or λ(4) = 44W/m2K4 . (20)
The variation of modelling curves with β (more rapid
temperature rise for β = 3) suggests that the discrepancy
between theory and experiment is due to the substrate-
sink heat conductance dominated by the mechanism with
weaker temperature dependence, although it is unclear
what could be such a mechanism in our set-up. Never-
theless, the fact that the numbers in Eq. (20) lie within
the reasonable range discussed above, makes it possible
to say that the overall level of the substrate-sink heat
conduction agrees roughly with theoretical expectations.
Finally, the overall level of the substrate overheating pre-
sented in Fig. 4 seems to be consistent with other mea-
surements [22] on similar Si substrates, although the lim-
itations of the thermometer used in [22] do not alow for
detailed comparison.
C. Thermalization of resistive films
In some cases gradient of electron temperature along
the resistor could play a significant role in electron-
phonon relaxation discussed above. In particular, this
is the case if the resistor consists of two parts. One (the
vertical strip in Fig. 5(a)) actually serves as the resistor,
while the other (the horizontal strip) does not carry elec-
tric current and serves as the cooling sink or fin. This
shape of the resistor enables one to optimize the two parts
separately simplifying the design procedure. In this sub-
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FIG. 5: The sketch of the shunt resistor with cooling fins of
different geometry.
section, we estimate the length which limits the useful
size of the cooling fin. Increasing the fin size beyond this
length does not improve electron cooling because of the
finite electron thermal conductivity in the resistor film.
The distribution of electron temperature along the fin
is determined by the electron thermal conductivity Ke
in the film and strength of electron-phonon relaxation
Ke−p. The conductivity Ke is proportional to the film
thickness df and electron temperature Te:
Ke = dfκeTe = σeTe, (21)
whereas
Ke−p = dfΣ(T
5
e − T
5
0 ) = λe−p(T
5
e − T
5
p ). (22)
A similar model of the temperature distribution is
obtained by assuming a uniform semi-infinite film con-
nected at its side to a hot spot (see Fig. 5(b)). This
hot spot approximates one end of a resistor of width 2r1.
Equations corresponding to the distribution of electron
temperature along the fin both in the linear (m = 0) and
in cylindrical (m = 1) case can be presented as:
1
rm
∂
∂r
rmσeTe
∂Te
∂r
= λe−p(T
5
e − T
5
p ). (23)
Equation (23) for the linear case (m = 0) and Te >> Tp
has an analytical solution:
Te = (ξS/(r + r0))
2/3, (24)
where ξS ≡
√
(14/9) κe/Σ, and r0 = ξS/T
3/2
e1 with Te1
denoting electron temperature at the left (hot) boundary
of the fin. Solution for the cylindrical case (m = 1) is
qualitatively similar if r is replaced with r − r1.
The distance rd at which the efficiency of electron-
phonon relaxation ∼ T 5e becomes two times smaller than
at the boundary (T 5e = 0.5 T
5
e1),
rd = (2
3/10 − 1)r0 ∼= 0.23r0, (25)
can be considered as the maximum effective size of the
fin: increase of the fin size beyond rd does not noticeably
improve resistor cooling. On the other hand, for r ≤
rd, one can neglect the variation of electron temperature
in the fin, and its thermal resistance is determined by
its volume Λ and electron phonon coupling constant Σ
through Eq. (3). As a numerical example, we take a
copper film for which κe ≃ 1 WK
−2m−1 and Σ ≃ 2 ·
109 WK−5m−3. This gives rd ∼ 2 mm at the electron
temperature of Te = 100 mK.
III. GENERAL RECOMMENDATIONS ABOUT
THERMAL DESIGN
To summarize our arguments we present in Fig. 6 the
thermal designs for the SFQ-qubit circuits with differ-
ent levels of power dissipation. A scientific experiment
on qubits controlled by a simple SFQ circuit with the
power dissipation below 50 nW is basically doable on a
single silicon chip (Fig. 6(a)). In this case, the tempera-
ture of silicon substrate (T1) in the vicinity of qubits can
only slightly exceed the bath temperature T0 while the
electron temperature of resistors of the SFQ circuit can
be as high as 500 mK. If needed, electron temperature
in a few resistors can be reduced to about 100 mK by
cooling fins. A higher dissipation power is acceptable for
the chip with additional thermal insulation (for example,
porous silicon or specially etched structure on the back
of the chip) between areas with qubits and SFQ circuits
(Fig. 6(b)). The relatively high thermal resistance along
the substrate as compared to the resistance between the
substrate and the sample holder makes it possible to keep
qubits at low temperature (T1). The increase of power
dissipation above 500 nW requires even better thermal
separation of the circuits, and in this case the SFQ cir-
cuits could not be placed on the same chip with the
qubits. The two-chip design (Fig. 6(c)-(e)) practically
eliminates the problem of overheating of qubit circuitry.
Moreover, it allows utilization of two independent fabri-
cation technologies for SFQ and qubit circuits, and as a
result, the conventional SFQ circuits can be immediately
used in qubit support circuits. Both chips can be kept on
the same metal sample holder (Fig. 6(c)) if the dissipated
total power does not increase T0 significantly above the
temperature of the mixing chamber. Usually the cooling
power of a dilution refrigerator is not a problem up to
a dissipation level of few µW. For higher power (more
complicated SFQ circuits) the separate active cooling of
both circuits is required (Fig. 6(d)). The quantum circuit
is supposed to be at the temperature below 50 mK, but
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FIG. 6: Optimization of thermal design for the circuits of dif-
ferent complexity. Designs with both circuits mounted at the
same holder: (a) RSFQ and quantum circuits on the same
Si chip, (b) substrate with improved thermal insulation be-
tween two parts, (c) two-chips solution. Separate cooling of
circuits with different temperatures and power dissipations:
two chips with independent cooling connected by RF lines
(d) and inductively (or capacitively) coupled (e).
the SFQ chip can be kept at higher temperature (T3). In
this case few different refrigerating stages with the cool-
ing power in the mW range can be used for cooling SFQ
circuits. As discussed above, the electron temperature
of shunt resistors in the SFQ circuits with reduced crit-
ical current should typically be about 500 mK and does
not strongly depend on the lattice temperature which
is below 500 mK. A 3He evaporation refrigerator deliv-
ering enough cooling power at a temperature of about
300 mK is a very attractive solution for cooling SFQ cir-
cuits. Unfortunately this leads to essential complication
of cryogenic equipment. A more natural solution is to
make use of different stages in the dilution refrigerator
for cooling the SFQ circuit: 1 K pot (temperature 1-2
K) or 3He evaporator (600 - 800 mK). The latter is more
attractive and natural due to lower temperature and be-
cause some heating of this stage is in any case necessary
for operation of the dilution refrigerator.
When we consider two circuits mounted at different
temperatures, the thermal load through connecting wires
should be limited to prevent overheating of the qubit cir-
cuit. In the case of superconducting (Nb, Al) leads con-
necting two chips at 1 K and at 20 mK, respectively, a
heat load is about 100 nW, if the total cross-section area
of the wires is 0.1 mm2 and the length is 10 mm. This
may be acceptable in most cases, but an inductive or/and
capacitive coupling between the circuits (Fig. 6 (e)) is a
more suitable option for a fully scalable solution.
Our discussion assumed a chip size 5 × 5 mm2 glued
to a bulk copper heat sink, and the power levels men-
tioned above should be considered as order-of-magnitude
estimates. These estimates can be affected by changes
in the system design, i.e., different substrate materials
and geometry (both area and thickness), improved ther-
mal contact between the substrate and the heat sink (in-
creased contact area, modification of the contact surfaces,
etc.), and more powerful dilution refrigerator.
IV. SFQ CIRCUIT OPERATING AT SUB
KELVIN TEMPERATURES
The direct way of transferring SFQ circuit design to the
sub-kelvin temperature range is to reduce all currents,
including critical currents of Josephson junctions and dc
bias currents, proportionally to the effective temperature
of the junctions. With this scaling, the existing technol-
ogy can then be used as such and most of the existing
SFQ logic elements can be adopted with some modifica-
tions. We carried out such scaling for several basic SFQ
circuits, and present here the results for the simplest cir-
cuit, a balanced comparator. The balanced comparator is
one of the principal building blocks of more complex cir-
cuits, but it can also be used directly as a thermometer,
providing a convenient way of testing thermal character-
istics of the circuit.
The circuit (Fig. 7) contains three shunted Josephson
junctions and requires for its operation three dc bias cur-
rents. One bias current provides the necessary dc bias
of comparator junctions J2 and J3. The junctions are in
superconducting state and carry dc current about 70%
of their critical currents. The other bias current is ap-
plied to a relatively low resistance RV to supply a low,
e.g. 12µV, voltage drop Vin. Junction J1 converts this
dc voltage into a sequence of SFQ pulses generated with
frequency fin = (2e/h)Vin. The SFQ pulses escape from
the circuit either via junction J2 or via junction J3 de-
pending on the dc current I. Thermal or quantum noise
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FIG. 7: Layout and equivalent circuit of the measured com-
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FIG. 8: Temperature dependence of the width of the gray
zone of the measured comparator. Squares and dashed line
are experimental data and theoretical prediction for thermal
limit, respectively.
smoothes the otherwise sharp transition between these
two escape channels. According to a well-developed and
experimentally confirmed theory, the current width ∆I
of the “gray zone” of this transition in the regime domi-
nated by thermal fluctuations (see, e.g., [3, 23]) is:
∆I ≃ (2piαIT IC)
1/2. (26)
Here IT = 2pikBT/Φ0 and α is a dimensionless parameter
determined by comparator and driver characteristics - see
[23, 24, 25] for details. Temperature dependence of ∆I
can be used to determine electronic temperature in the
shunt resistors.
The comparator was fabricated using standard 100
A/cm2 Nb trilayer process of HYPRES with PdAu re-
sistors. The layout of the comparator, which includes
two nominally identical junctions (left part of the cir-
cuit) and the driver, is shown in Fig. 7. The comparator
parameters, Ic = 10 µA, Rs = 2 Ω, were chosen for op-
eration at sub-kelvin temperatures. The junction critical
current Ic was thus reduced by an order of magnitude
from its usual value for temperatures around 4 K. For
these parameters, the junctions are overdamped, and the
crossover temperature T ∗ between the regimes of ther-
mal and quantum fluctuations [26] is given by the rela-
tion T ∗ ≃ eVc/pikB ≃ 70 mK, where Vc = IcRs. This
means that quantum broadening of the gray zone of the
comparator can be neglected in our measurements.
The measurement procedure was similar to that de-
scribed in Ref. [23]: the width ∆I of the gray zone was
obtained from the dc voltage V across one of the com-
parator junctions as a function of the applied current I
(inset in Fig. 8) and its temperature dependence is pre-
sented in Fig. 8. The dashed line corresponds to the the-
oretical prediction in the thermal limit [Eq. (26)] assum-
ing that the effective electron temperature of the resistors
coincides with the bath temperature T . At bath temper-
atures above 0.4 K experimental behavior of ∆I agrees
well with the theoretical prediction. At lower tempera-
tures, ∆I does not demonstrate noticeable dependence
on T as a result of the overheating of the comparator cir-
cuit. This prevents the reduction of electron temperature
below 0.4 K.
Electrical and geometrical parameters of the circuit
can be used to estimate the electron temperature ex-
pected from the heating model discussed in Sec. II. The
circuit contains four resistors. Two shunt resistors of the
comparator junctions are located about 4 µm from the
junctions. Each of them occupies an area 7.25 µm ·12.5
µm ≃ 90 µm2. One more resistor with the area 10.5 µm
· 14.5 µm ∼152 µm2 shunts the driver junction J1 and is
located at about 50 µm from the comparator junctions.
The last resistor RV (seen in the layout of Fig. 7 as 4
resistors in parallel) has the total area 25.5 µm · 6 µm
x 4 ≃ 612 µm2 and is 125 µm away from the compara-
tor. All resistors are made of 0.1 µm PtAu film with 2 Ω
sheet resistance, and designed values of the comparator
shunts, driver shunt, and resistor RV are 2 Ω, 1.8 Ω, and
1.4 Ω, respectively. The voltage drop across the genera-
tor shunt, RV resistor, and the cumulative voltage drop
on both comparator shunts are all about 12 µV, while the
distribution of the voltage between the two comparator
junctions J2 and J3 depends on the current I.
We estimate electron temperature Te in the shunts of
the comparator junctions at the center of the gray zone
(I ≃ 0), when both shunts have the same voltage drop
6 µV. The shunt parameters from the previous para-
graph give their volume Λ = 9 · 10−18 m3 and the dis-
sipated power P = 1.8 · 10−11 W. Using these numbers
together with negligible phonon temperature Tp and an
estimate of electron-phonon constant (4) in Eq. 3, we
get Te ≃ 0.3 K. Remote resistors do not affect the esti-
mate of Te. Their electrical noise changes only the com-
parator bias and does not contribute to the width of the
gray zone in the case of identical junctions J2 and J3.
The phonon overheating in the vicinity of the comparator
junctions due to the power dissipated in these resistors
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can be estimated from Eq. (17) to be negligible, ∼ 30
mK. This means that electron overheating in the junc-
tion shunt resistors is indeed the dominant overheating
factor in our experiment. We note that the measured
overheating is somewhat higher than the estimate within
our model. The most probable reason for this discrep-
ancy is a small asymmetry between the junctions J2 and
J3 which makes it possible for the noise of all resistors in
the circuit to contribute to ∆I. In view of this and other
possible sources of extra broadening, agreement between
the estimate of Te and the observed saturation of ∆I is
quite good.
V. CONCLUSION
We have analyzed thermal properties of a typical SFQ
circuit at sub-kelvin temperatures and performed sev-
eral measurements testing the basic elements of the heat
conduction scheme (Fig. 1) of the circuit. Local over-
heating of electrons in resistors is controlled by electron-
phonon coupling, while global overheating of the chip is
determined by the competition between ballistic phonon
propagation along the substrate and the leakage into the
heat sink that is limited by the Kapitza resistance or
the thermal resistance of the glue layer. Our analysis
and data suggest that integration of simple SFQ circuits
with qubits on a single chip should be possible if the to-
tal power dissipated by the SFQ components is below
50 nW. Scalable solutions for a multi-qubit system with
large power dissipation require two-chip (hybrid) designs
with separate active cooling of the qubit and the SFQ
chips. An alternative strategy based on complete revi-
sion of the SFQ approach (e.g., development of reversible
SFQ circuits) should be considered as a longer term goal.
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